The 5 linked references in paper K. Vyalyh M., S. Fedorov V., V. Romashkin I., В. Ромашкин И., К. Вялых М., С. Федоров В. (2016) “Реализация потокового декодера укороченных кодов Рида-Соломона на ПЛИС // FPGA-based Implementation of a Streaming Decoder for Shortened Reed-Solomon Codes” / spz:neicon:technomag:y:2016:i:6:p:184-199

  1. M. Sudan. Decoding of Reed-Solomon Codes Beyond the Error-Correction Bound // Journal of Complexity. 1997. Vol. 13. No.1. Pp. 180-193. DOI: 10.1006/jcom.1997.0439
  2. Dilip V. Sarwate, Naresh R. Shanbhag. High-Speed Architectures for Reed–Solomon Decoder // IEEE Transactions on VLSI Systems. 2001. Vol. 9. No. 5. Pp. 641-655. DOI: 10.1109/92.953498
  3. Hanho Lee. High-Speed VLSI Architecture for Parallel Reed–Solomon Decoder // IEEE Transactions on VLSI Systems. 2003. Vol. 11. No. 2. Pp. 288-294. DOI: 10.1109/TVLSI.2003.810782
  4. Shin-Lin Shieh, Shuenn-Gi Lee. Wern-Ho Sheen. A low-latency decoder for punctured/shortened Reed-Solomon codes // IEEE 16th International Symposium on Personal, Indoor and Mobile Radio Communications. 2005. Vol. 4. Pp. 2547-2551. DOI: 10.1109/PIMRC.2005.1651903
  5. Hoyoung Yoo, Youngjoo Lee. Low-latency area-efficient decoding architecture for shortened Reed-Solomon codes // SoC Design Conference (ISOCC). 2012. Pp. 223-226. DOI: 10.1109/ISOCC.2012.6407080